




FoCal Readout and Trigger

K. Oyama

Nagasaki Institute of Applied Science

■ Developments finished by Grenoble

5 HGCROCs on one board (5 x 72=360 pads)






ALICE

FoCal PAD Readout Scheme (review)

K. Oyama
3



- An aggregator FPGA processes data from four 5-pad boards (20 HGCROCS)

- zero suppression & formatting
- trigger sum
- control



HGCROC data b.w. ($1.28 \text{ Gbps} \times 40 = 51.2 \text{ Gbps}$) is compressed and sent by 2 GBT links ($3.2 \text{ Gbps} \times 2$) by:

- trigger (up to 200-500 kHz)
→ $32\text{bit} \times 72\text{ch} \times 20 \text{ HGCROCs} \times 500 \text{ kHz} = 23 \text{ Gbps}$
- zero suppression (1-12%, avg. $< 10\%$)
→ 2.3 Gbps ... ok for up to $\sim 25\%$ avg. occupancy



Picture from draft paper "Prototype electronics for the silicon pad layers of the future Forward Calorimeter (FoCal) of the ALICE experiment at the LHC", O. Bourrion et al.

Concerns during prototype developments

1. FPGA in **radiation** area

- If not, then there are several solutions
 - replacing aggregator FPGA with **ASIC** (either existing ASIC or develop ourselves)
 - choose **rad-hard FPGA** and implement simpler logic
 - put the aggregator away (~5m) from the detector and pull copper cables

Table 1: Comparison of Xilinx Space-Grade FPGAs

	Virtex-4QV XQRV4QV	Virtex-5QV XQRV5QV	RT Kintex UltraScale XQRKU060
Radiation Hardness	Tolerant	Hard	Tolerant
Process (nm)	90	65	20
Memory (Mb)	4.1 to 9.9	12.3	38
System Logic Cells (K)	55 to 200	131	726
CLB Flip-Flops (K)	49.1 to 178.1	81.9	663
CLB LUTs (K)	49.1 to 178.1	81.9	331
Transceivers	None	18 at 3.125Gb/s	32 at 12.5Gb/s
User I/O	640 to 960	836	620
DSP Slices	32 to 192	320	2,760


<https://japan.xilinx.com/products/silicon-devices/fpga/rt-kintex-ultrascale.html#radiation>

2. Can we readout for **higher occupancy than 10%** (such as pA) at 500 kHz?

Similarly, can we readout **pp at min.bias (1 MHz)** for pad?

- Switch to lpGBT (10.24 Gbps) gives 3 times higher b.w.
- HGCROC data at 1 MHz $pp \rightarrow 32\text{bit} \times 72\text{ch} \times 20 \text{ HGCROCs} \times 1 \text{ MHz} \times 10\% = \underline{4.6 \text{ Gbps} \cdots \text{OK!}}$
- With one lpGBT max. tolerated avg. occupancy is $10.24/46 = \underline{22\%}$
- We don't need to stick on grouping of 4 layers \rightarrow (example) one lpGBT per 3 layers \rightarrow 30% is tolerated
- There is no reason not to use lpGBT anywas because it's a next standard to GBT at CERN experiments

- (a) Present development by Grenoble + switch to lpGBT
 - radiation concern
 - rad-hard FPGA(minimum function) + SCA → ok
- (b) put aggregator away
 - Signal integrity problem with long 3960 copper cables for 1.28 Gbps to be solved
- (c) Introduce ASIC for data reduction and trigger sum
 - CMS ECON-D and ECON-T ASICs are candidates?
 - Original ASIC → long development time?
 - Not very high advantage in case of ECON-D compare to (d) in terms of number of lpGBTs
 - With our own ASICs, it can be similar to (a)
- (d) No FPGA nor ASIC for aggregation but use only lpGBT
 - Many optical fibers and many CRUs
- Additional FPGA for (c) and (d) can be considered to reduce number of CRUs but may not give advantage in terms of cost



Front-end Architecture

System Overview

Common to silicon and SiPM parts

40 MHz trigger data: ECON-T aggregates, selects/ compresses, serializes, and transmits to IpGBT

750kHz DAQ data: On L1 accept, ECON-D applies zero suppression, aggregates, serializes, and transmits to IpGBT

HGCAL specific:

Front-end ASICs HGCROC (Si, SiPM)

Concentrators: ECON (T, D)


Hexaboard, Motherboard (Engine and Wagon)

Tileboard, Motherboard, wingboard

Generic developmentsL

IpGBT, VTRX+, SCA

also FEAST, BPOL





■ Basic use case by CMS: 12 eRX → 6 eTX → 1 LpGBT

■ **However, it is also possible to enable/disable individual eTX according to data amount**

- Using two eTX is safe (keep one as option)


- eLink reduction factor is
12 → 2(6) or 10 → 2(5)
depending on our layout

- Necessary number of IpGBT is
either $3960/5/6=132$ (6 CRU)
or $3960/6/6=110$ (5 CRU)

■ Data reduction by

- zero suppression (auto-corrected threshold)

■ All configuration through by GBT SCA






Possible readout scheme with ECON-D

■ To use full channels, 12 channels (6 HGCROC) is into one ECON-D is the best

- since we have 18 layers, 3 layers x 6 groups is the best
- but routing in Z direction is maybe not trivial

■ Maybe the most natural is one layer for one ECON-D




- 3 full layers read out by a single IpGBT ... maybe this is the best with enough safety margin
- other option is to read out 6 layers by a IpGBT if it is really safe in terms of occupancy

- HGCROC maximum trigger rate: 1 MHz (sustained average)
 - It has long enough buffer → latency of CTP trigger is no problem
- ALPIDE (Pixel) trigger rate is limited
 - It has **only three event buffers** inside, and no busy output (busy protection impossible)
 - Avoid busy violation by limiting individual readout rate of each strip
 - Busy violation flag is available → RU may detect and put in data stream
 - Assumption is that we **limit readout rate to ~100 kHz**
(system-C simulation by Max will give us more precise and safe number) ...
see Dieter's presentation
 - Timing of trigger to ALPIDE is crucial (CTP LM)


- ITS2 requires LM (Level minus one, designed for TRD) arrival at $\sim 1.2 \mu\text{s}$
 - distribution via CRU doesn't fulfill the timing requirement ($2.3 \mu\text{s}$)
 - ITS2 took solution to directly send CTP LM to sensor through the RU
 - for details please see below (thanks Johan for providing this)
 - https://indico.cern.ch/event/580057/contributions/2382306/attachments/1390715/2135376/WP10_EDR_Timing_v6.pdf
 - https://indico.cern.ch/event/580057/contributions/2382324/attachments/1394559/2131547/WP10_EDR_trigger_distribution_v3.pdf

- in FoCal case, we need to carefully think about how to trigger PIXEL by which trigger detector
 - only FIT will contribute to LM
 - ... only hadronic
 - UPC physics needs ZDC as trigger input but ZDC can't do LM
 - FoCal self trigger is only solution?
 - what's other physics?







- Event interval at 1 MHz min. bias operation can be below $1\ \mu\text{s}$ (40 BC)
- Events from other interaction overlap in given ALPIDE data






Past-future protection at pad level

- At trigger level, we can reject events with large overlap of physics signals in the same pad



- ← Clean event without any problem
- Event highly contaminated with past and future events

- At trigger level we can reject those events or put a flag (raw data stream)
- CTP “may” reject events. So, we need to handle this at trigger processor






■ GLOBAL trigger for all PAD, HCAL and PIXEL

- PAD and HCAL are fully read out with this (up to 1 MHz depending on Aggregator design)


■ ROI (region of interest) mask additionally for PIXEL

- only strips with condition (GLOBAL && ROI) == 1 are read out (max rate: < 100 kHz)



■ FPGA based trigger processor for analyzing HGCR0C trigger stream

- GLOBAL: to CTP as L0 contribution input (min.bias, π^0 , γ , jet, UPC, ...)
- pretrigger: GLOBAL && ROI mask information only for PIXEL
- Datastream for trigger and past-future information





ALICE


ECON-T


K. Oyama
15

- CMS trigger requirement: L1 at 750 kHz, **12.5 μ s** latency
- ALICE (ALPIDE) trigger requirement: pre-trigger at **1.2 μ s** latency
- ECON-T super trigger cell algorithm latency is **300 ns \cdots good!**
- Port use is selectable, depending on algorithm to use
- We need measurement and simulation

Note:

- HGCROC fast control is directly from IpGBT and slow control of everything is using SCA
 - no extra clock recovery (PLL)
- ALICE TPC (with SAMPa) also has the same concept (and working well)






■ Super trigger cell (STC) algorithm is similar to what we are thinking for FoCal



- STC16 (16 TC into one sum): 16×7 bits \rightarrow $4E+3M+4A$ (11 bits)
 - reduction factor of $11/112 \sim 0.1$
 - might be possible 12 eRX into 2 eTX (careful check needed)
 - **assuming so:**
 - we can reduce 3960 HGCROC trigger outputs eLinks to 660 eLinks
 - Since latency is low, maybe we can collect them using IpGBT
 - $660/6 = 110$ IpGBT
 - We may not connect “entire” pad layers assuming only 4 layers (4/18), 110 can be reduced to 25 IpGBTs
 - \rightarrow feasible to inject into one FPGA for trigger processor
 - but we lose charge collection statistics and energy resolution if we want to trigger for shower or jet
 - for min.bias trigger, it might be ok


- STC16 (16 trigger cell into one sum)
 - 1 HGCROC has 8 trigger cells
→ SRC16 perform two HGCROC into one sum
 - two HGCROCs in the same tower is better for also to keep position granularity in trigger algorithm (pattern *b* instead of *a*)
 - a group has 2 layers instead of 3 layers for ECON-D
- Need to check with pixel
 - IB configuration 3 ALPIDEs corresponding to 1 HGCROC geometry can be triggered individually





Aggregator ver.2 with FPGA?


- Replace ETH for controlling and monitoring with GBT SCA
- Replace GBT with IpGBT
- Limit function of FPGA for to reduce radiation cross section
- Add function to recover FPGA configuration during run





Possible layout of Aggregator 2

- for data reduction in FPGA, Grenoble development can be ported
- less function → smaller PCB
- IpGBT optical through firefly?



■ Aggregator ver.2 design ... we may go with keeping different solutions

1. ECONs
 - obtain and evaluate ECON-T first then ECON-D, probably with Saga setup?
 - 300 ECON-T packaged available ... some can be given to ALICE
 - ECON-T more production in a year and ECON-D production submission done
(for final production, cost for wafer: \$4600 for 200 chips → \$2.4 /chip (+ packaging))
 - detail discussion with CMS people and technical information transfer needed
 - can't expect full support for board design, debugging, operation
2. (rad-hard) FPGA
 - investigation of rad-hard type or testing normal FPGA in radiation?
 - other than that, the easiest and quickest solution
3. own digital ASIC
 - VDEC framework of university of Tokyo can be used
 - experienced people are there (Tsukuba, Saga, Nagasaki, and ...)
 - problems is development time
 - not fully reconfigurable (except for parameters)
 - very good to have this experience for our future experiments
 - start prototyping by earning grant (its also investments for future)
4. no-aggregation
 - cost? ... we need anyways more FPGAs for trigger data collection and more CRU for data reception

■ Trigger processor

- design fully deepens on readout solution of pad
- looking for “many” input FPGA board
- test implementation of logic
- simulation of trigger performance




ALICE


backup

- ALPIDE has three “buffer depth”, w/o busy protection, data size depends on occupancy
- too high trigger rate will cause busy violation (buffer full but received trigger)

Pythia pp
1 MHz event rate
1 MHz triggering



Pythia pp
1 MHz event rate
1 MHz triggering




preliminary result from Max <https://indico.cern.ch/event/1166784/>



ALICE

Detail trigger scheme (yet an idea)


K. Oyama
24

advantage: full flexibility on choice of global trigger / ROI elements (matter of wiring and firmware)

- system-C simulation will soon tell us how often we can trigger ALPIDE safely
- assuming ~ 100 kHz for pp is a safe limit
 - GLOBAL physics triggers **aggregated** rejection factor of 5-10 will be safe with ROI
 - assuming 3-5 different triggers, individual trigger may be required better than 10-20
- additionally
 - limit readout region for ALPIDE using HGCROC trigger stream → **ROI: region of interest**
 - with enough low threshold on charge
 - AND arithmetic with GLOBAL trigger




- supports triggered and continuous modes
- continuous mode is equivalent to periodic trigger with long gate (ITS uses only this for physics)
 - fake hits, noise and background (beam-gas) ... **needs study**
 - at FoCal, impossible to distinguish **pile-up** (minimum event interval can be much below 1 μs)





■ a





ALICE

Review: our present aggregator

K. Oyama
28

- One HGCROC has two 1.28 Gbps eLinks for data output
- 4 of 5-pad layer is to be readout by the aggregator
 - 20 HGCROC = 40 eLinks
 - concentrated to 1 GBT of 3.2 Gbps
 - **wire reduction factor 1/40**
 - using LpGBT (10Gbps), it can be better than 1/100
 - method: trigger, Z.S., and link speed
- Similarly for trigger
- Problem is radiation

